

### 3.3V, 5-differential Channel LVDS Switch Targeted for 24bit Displays

#### Features

- Designed specifically to switch LVDS signals
- $V_{DD} = 3.3V \pm 10\%$
- ESD tolerance on video I/O pins is up to 12kV HBM
- -3dB BW of 870MHz (typ)
- Low Xtalk, (-28dB typ)
- Low and Flat ON-STATE resistance ( $R_{on} = 3\text{ohm}$ ,  $R_{on(Flat)} = 0.5\text{ohm}$ , typ)
- Low input/output capacitance ( $C_{in} = 6\text{pF}$ , typ)
- Packaging (Pb-free and Green):
  - 56 contact TQFN (ZFE)
  - 42 contact TQFN (ZHE)


#### Applications

- Routes physical layer signals for high bandwidth


#### Description


Pericom's PI3LVD512 is a 5-differential channel LVDS mux/demux used to switch between multiple LVDS sources or end points. In a notebook application where analog video signals are found in both the notebook and the dock, a switch solution is required to switch between the two video port locations. With the high bandwidth of 870MHz, the signal integrity will remain strong even through the long FR4 trace between the notebook and the docking station. In addition to high signal performance, the video signals are also protected against high ESD with integrated diodes to  $V_{DD}$  and GND that will support up to 12kV of ESD HBM protection.

#### Block Diagram



#### Pin Description (56ZFE, top view)



**Pin Description (42ZHE, top view)**


### Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature.....	-65°C to +150°C
Supply Voltage to Ground Potential.....	-0.5V to +4.0V
DC Input Voltage.....	-0.5V to +5.5V
DC Output Current.....	120mA
Power Dissipation.....	0.5W

**Note:**

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### Truth Table

Input SEL	Input/Output An	Function	
L	nB <sub>1</sub>	A <sub>n</sub> = nB <sub>1</sub>	nB <sub>2</sub> high impedance mode
H	nB <sub>2</sub>	A <sub>n</sub> = nB <sub>2</sub>	nB <sub>1</sub> high impedance mode

### DC Electrical Characteristics for Video Switching over Operating Range

(T<sub>A</sub> = -40°C to +85°C, V<sub>DD</sub> = 3.3V ±10%)

Parameter	Description	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed HIGH level	2	-	-	V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed LOW level	-0.5	-	0.8	
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>DD</sub> = Max., I <sub>SEL</sub> = -18mA	-	-0.7	-1.2	
I <sub>IH</sub>	Input HIGH Current	V <sub>DD</sub> = Max., V <sub>SEL</sub> = V <sub>DD</sub>	-	-	±5	µA
I <sub>IL</sub>	Input LOW Current	V <sub>DD</sub> = Max., V <sub>SEL</sub> = GND	-	-	±5	
I <sub>OFF</sub>	Power Down Leakage Current	V <sub>DD</sub> = 0V, V <sub>A</sub> ≤ 3.6	-	-	±5	
R <sub>ON</sub>	Switch On-Resistance <sup>(3)</sup>	V <sub>DD</sub> = Min., 0.9V ≤ V <sub>input</sub> ≤ 1.6V, I <sub>input</sub> = -40mA	-	2.8	3.5	Ω
R <sub>FLAT(ON)</sub>	On-Resistance Flatness <sup>(4)</sup>	V <sub>DD</sub> = Min., V <sub>input</sub> @ 0V and 1.5V, I <sub>input</sub> = -40mA	-	0.5	-	
ΔR <sub>ON</sub>	On-Resistance match from center ports to any other port <sup>(4)</sup>	V <sub>DD</sub> = Min., 0.9V ≤ V <sub>input</sub> ≤ 1.6V, I <sub>input</sub> = -40mA	-	0.9	2	

**Capacitance** ( $T_A = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ )

Parameters <sup>(4)</sup>	Description	Test Conditions <sup>(1)</sup>	Typ. <sup>(2)</sup>	Units
$C_{IN}$	Input Capacitance	$V_{SEL} = 0\text{V}$	2.7	pF
$C_{OFF}$	Port A/B Capacitance, Switch OFF		2	
$C_{ON}$	Switch Capacitance, Switch ON		6	

**Notes:**

- For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{DD} = 3.3\text{V}$ ,  $T_A = 25^\circ\text{C}$  ambient and maximum loading.
- Measured by the voltage drop between A and B pins at indicated current through the switch. On-Resistance is determined by the lower of the voltages on the two (A & B) pins.
- This parameter is determined by device characterization but is not production tested.

**Power Supply Characteristics**

Parameters	Description	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units
$I_{CC}$	Quiescent Power Supply Current	$V_{DD} = \text{Max.}$ , $V_{SEL} = \text{GND or } V_{DD}$	-	-	500	$\mu\text{A}$

**Notes:**

- For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{DD} = 3.3\text{V}$ ,  $T_A = 25^\circ\text{C}$  ambient and maximum loading.

**Dynamic Electrical Characteristics Over the Operating Range** ( $T_A = -40^\circ$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V} \pm 10\%$ ,  $\text{GND} = 0\text{V}$ )

Parameter	Description	Test Conditions	Min.	Typ. <sup>(2)</sup>	Max.	Units
$X_{TALK}$	Crosstalk	$f = 250\text{MHz}$ , See Fig. 2	-	-28	-	dB
$O_{IRR}$	OFF Isolation	$f = 250\text{MHz}$ , See Fig. 3	-	-41	-	
BW	Bandwidth -3dB	See Fig. 1	-	880	-	MHz


**Switching Characteristics**

Parameter	Description	Min.	Typ. <sup>(2)</sup>	Max.	Units
$t_{PD}$	Propagation Delay <sup>(2,3)</sup>	-	0.25		ns
$t_{PZH}$ , $t_{PZL}$	Line Enable Time - SEL to Input, Output	0.5	-	15	
$t_{PHZ}$ , $t_{PLZ}$	Line Disable Time - SEL to Input, Output	0.5	-	9	
$t_{b-b}$ <sup>(2)</sup>	Differential Bit-to-bit Skew	-	-	15	ps
$t_{ch-ch}$ <sup>(2)</sup>	Differential channel to channel skew	-	-	60	

**Notes:**

- For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- Guaranteed by design.
- The switch contributes no propagational delay other than the RC delay of the On-Resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for 10pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagational delay to the system. Propagational delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.

### Test Circuit for Electrical Characteristics<sup>(1)</sup>



#### Notes:

1.  $C_L$  = Load capacitance: includes jig and probe capacitance.
2.  $R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator
3. All input impulses are supplied by generators having the following characteristics:  $f = 10$  MHz,  $Z_O = 50\Omega$ ,  $t_R \leq 2.5$ ns,  $t_F \leq 2.5$ ns.
4. The outputs are measured one at a time with one transition per measurement.

### Switch Positions

Test	Switch
$t_{PLZ}$ , $t_{PZL}$ (output on I-side)	6.0V
$t_{PHZ}$ , $t_{PZH}$ (output on I-side)	GND
Prop Delay	Open

### Test Circuit for Dynamic Electrical Characteristics






Figure 1. Bandwidth -3dB Testing




**Figure 2. Crosstalk Test Setup**



**Figure 3. Off Isolation Test Setup**

## Switching Waveforms




## Applications Information

### Logic Inputs

The logic control inputs can be driven up to +3.6V regardless of the supply voltage. For example, given a +3.3V supply, the output enables or select pins may be driven low to 0V and high to 3.6V. Driving IN Rail-to-Rail® minimizes power consumption.

*Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd*


Packaging Mechanical: 56-Pin TQFN (ZF)



08-0208



**Packaging Mechanical: 42 pin TQFN (ZH)**



09-0116

**Ordering Information**

Ordering Code	Package Code	Package Description
PI3LVD512ZFE	ZFE	Pb-free & Green, 56-pin TQFN
PI3LVD512ZHE	ZHE	Pb-free and Green, 42-pin TQFN

**Notes:**

- Thermal characteristics can be found on the company web site at [www.pericom.com/packaging/](http://www.pericom.com/packaging/)
- E = Pb-free and Green
- Adding X suffix = Tape/Reel